Path:OKDatasheet > Halbleiter Datenblatt > Data Delay Devices Datenblatt > DDU8C-5100M
DDU8C-5100M spec: Total delay 100 +/-5 ns, 5-TAP, HCMOS-interfaced fixed delay line
Ähnliche DDU8C-5100M
- DDU8C-5050
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050A1
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050B1
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050M
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050MD1
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050MD1
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050MD4
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
- DDU8C-5050MD4
- Total delay 50 +/-2.5 ns, 5-TAP, HCMOS-interfaced fixed delay line
DDU8C-5100M Datenblatt und Spezifikationen
Hersteller : Data Delay Devices
Verpacken : DIP
Pins : 8
Temperatur : Min 0 °C | Max 70 °C
Größe : 52 KB
Application : Total delay 100 +/-5 ns, 5-TAP, HCMOS-interfaced fixed delay line
DDU8C-5100M PDF-Download