Path:OKDatasheet > Halbleiter Datenblatt > Mosel Vitelic Datenblatt > V53C317405A-50T
V53C317405A-50T spec: 4M x 4 bit EDO page mode CMOS DRAM, 50ns, 3.3V
Ähnliche V53C317405A-50T
- V53C16128HT40
- High performance 128K x 16 EDO page mode CMOS dynamic RAM
- V53C16128HK45
- High performance 128K x 16 EDO page mode CMOS dynamic RAM
- V53C8129HK40
- Ultra-high performance 128K x 8bit fast page mode CMOS dynamic RAM
- V53C16258SHT35
- High performance 256K x 16 EDO page mode CMOS dynamic RAM with optional self refresh
- V53C16128HT50
- High performance 128K x 16 EDO page mode CMOS dynamic RAM
- V53C16129HK40
- High performance 128K x 16 EDO page mode CMOS dynamic RAM
- V53C16258SHK46
- High performance 256K x 16 EDO page mode CMOS dynamic RAM with optional self refresh
- V53C518165A
- 1M x 16 EDO page mode CMOS dynamic RAM optional self refresh
V53C317405A-50T Datenblatt und Spezifikationen
Hersteller : Mosel Vitelic
Verpacken : TSOP II
Pins : 24
Temperatur : Min 0 °C | Max 70 °C
Größe : 192 KB
Application : 4M x 4 bit EDO page mode CMOS DRAM, 50ns, 3.3V
V53C317405A-50T PDF-Download